每日资讯Daily Notes
从干法光刻胶到三维集成：把研发信号与样品资格认证分开确认From dry resist to 3D integration: separate R&D signals from sample qualification
依据 Lam、imec 与 NIST 的公开资料整理。材料、图形和集成路线的公开进展可用于准备问题清单；具体样品仍须用可追溯的工艺、量测和判定规则确认。Based on public material from Lam, imec and NIST. Public progress can guide questions; each sample still needs traceable process, metrology and decision rules.
三维集成：先把层间结构与应力证据拆开列3D integration: list interlayer structure and stress evidence separately
Lam 与 imec 于 10 月 28 日公布扩展合作，公开研究覆盖厚介质沉积、非对称应力补偿、边缘沉积和等离子体切割等三维集成议题。这些是研发方向，不等于某一堆叠样品已经合格。试制时应分别记录基板/键合面状态、层间厚度与均匀性、应力或翘曲量测、切割边缘，以及电学或可靠性测试的抽样位置与判定准则。Lam and imec's October 28 collaboration names thick dielectric deposition, asymmetric stress compensation, bevel deposition and plasma dicing. These are R&D directions, not qualification of a particular stack. Record interface state, thickness and uniformity, stress or warp, dicing edge, and electrical or reliability sampling separately.
干法光刻胶：把图形演示与整条转移链分开验Dry resist: qualify the pattern and transfer chain separately
同一公告还说明双方将探索 Aether 干法光刻胶用于 High-NA EUV 图形化，并把分辨率、灵敏度、焦深和随机缺陷作为关注项。项目准备时，不能只保留线宽或单张显微图：还要锁定胶膜沉积条件、图形密度与位置、显影/刻蚀转移参数、缺陷统计方法、下层膜损失和后续电学结果，明确哪些数据属于材料筛选、哪些才是目标结构的资格认证。The same release describes Aether dry resist work for High-NA EUV, with resolution, sensitivity, depth of focus and stochastic defects in scope. Do not retain only a linewidth or micrograph: fix film conditions, pattern density and sites, transfer parameters, defect statistics, underlying-film loss and downstream electrical results, separating screening from qualification.
一个工艺观察Process Note
用“路线—样品—判定”三层记录承接外部技术信号Use route, sample and decision layers for external technology signals
素微编辑观察：公开路线适合定义待验证模块；样品层应绑定批次、版图、材料和设备配方；判定层则写清量测方法、抽样、容差与放行人。NIST 对先进制造的综述同样把过程控制、在线量测、数据分析与先进封装并列为制造问题，提醒项目文件不要把其中任何一层当作另外两层的替代品。素微's editorial observation: public roadmaps define modules to test; the sample layer binds lot, layout, materials and recipe; the decision layer states metrology, sampling, tolerances and release owner. NIST likewise treats process control, in-line metrology, analytics and packaging as distinct manufacturing issues.
项目准备提醒Project Prep
提交三维集成或新型光刻胶需求时，先给出版本化的验证矩阵For 3D integration or new-resist work, submit a versioned validation matrix first
请提供基板和层结构、材料批次、版图/掩模版本、目标线宽或通孔/互连尺寸、沉积与图形转移边界、关键量测位置、失效定义、抽样数量、可靠性或电学测试条件，以及异常后允许返工或复测的规则。Provide substrate and stack, material lot, layout/mask revision, target CD or via/interconnect dimensions, deposition and transfer boundaries, metrology sites, failure definition, sample count, reliability or electrical conditions, and rework/retest rules.
来源Sources